Verilog-A Compact Semiconductor Device Modelling and Circuit Macromodelling with the QucsStudio-ADMS “Turn-Key” Modelling System

Mike E. Brinson, and Michael Margraf

Abstract—The Verilog-A “Analogue Device Model Synthesizer” (ADMS) has in recent years become an established modelling tool for GNU General Public License circuit simulator development. Qucs and ngspice are two examples of open source circuit simulators that employ ADMS for compact semiconductor model construction. This paper presents a “turn-key” compact device modelling and circuit macromodelling system based on ADMS and implemented in the QucsStudio circuit design, simulation and manufacturing environment. A core feature of the new system is a modelling procedure which does not require users to manually patch, by hand, circuit simulator C++ code. At the start of QucsStudio simulation the software automatically detects any changes in Verilog-A model code, re-compiling and dynamically linking the modified code to the body of the QucsStudio code. The inherent flexibility of the “turn-key” system encourages rapid experimentation with analogue and RF compact device models and circuit macromodels. In this paper QucsStudio “turn-key” modelling is illustrated by the design of a single stage RF amplifier circuit and the Harmonic Balance large signal AC simulation of a 50 Ω RF diode switch.

Index Terms—QucsStudio, ADMS, Verilog-A, compact device modelling, turn-key component modelling

I. INTRODUCTION

UN Til the adoption by the Compact Model Council [1] of Verilog-A as the preferred analogue hardware description language for compact semiconductor device modelling C had been the standard modelling language. However, hand coding of compact device models in C was often found to be very tedious, time consuming and subject to error, particularly when determining the partial derivatives of the device currents and charges needed in DC and transient simulation of non-linear circuits. In contrast to C, the Verilog-AMS hardware description language provides built-in tools which automatically generate partial derivatives, making compact device modelling a much more straight forward process. Current trends suggest that there is growing acceptance, by the compact semiconductor device modelling community, of the Verilog-AMS subset Verilog-A as the preferred compact modelling language. The standardization of Verilog-AMS [2] and specifically the addition of a number of compact modelling enhancements to its analog Verilog-A subset [3] have also greatly influenced Verilog-A usage. The release of the Verilog-A “Analogue Device Model Synthesizer” (ADMS) software [4] under the GNU General Public License has also accelerated the rate at which Verilog-A has been accepted and used by the modelling community as a viable replacement for C. Moreover, the growing number of commercial [5] [6] and open source circuit simulators [7] [8] which use Verilog-A for compact semiconductor device and circuit macromodelling is testimony to the importance of Verilog-A in the development of circuit simulator technology. This paper outlines the structure and operation of a new “turn-key” Verilog-A compact model development system which automatically re-compiles and dynamically links modified Verilog-A model code to the C++ body of a circuit simulator prior to the start of a simulation sequence. The new compact modelling system has been implemented in a freely available circuit design, simulation and manufacturing environment called QucsStudio [9]. QucsStudio is released under the GNU General Public License for use with the Microsoft Windows® operating system and includes a second generation version of the popular Qucs circuit simulator plus additional circuit design, simulation and manufacturing features.

II. VERILOG-A COMPACT DEVICE MODELLING WITH QUCS-ADMS

Verilog-A based compact device modelling [10] was first implemented in Qucs version 0.0.11. In the original Qucs modelling technique the ADMS Verilog-A to C++ synthesizer was used to manually compile Verilog-A model code to C++ code. After conversion the C++ code also had to be manually merged with the main body of the Qucs circuit simulator [11]. Similarly, the Qucs graphical user interface code needed to be patched to add a new model symbol to the simulators library of built-in component symbols. Finally, due to the fact that the Qucs simulator uses C++ static model libraries, the entire

Mike Brinson is with the Centre for Communications Technology, London Metropolitan University, London N78DB, UK; (e-mail: mbrin72043@yahoo.co.uk).
Michael Margraf is the Qucs and QucsStudio Project Founder, Berlin, Germany; (michael.margraf@alumni.tu-berlin.de).
simulator C++ code had also to be re-compiled and re-linked to generate a new extended circuit simulator each time a compact device model was added to the software. In principle, it was possible to add compact device models to Qucs using the previously described procedure. In practice, the modelling process required users to have an advanced knowledge of C++ programming techniques coupled with a good understanding of the Qucs model application interface, making the process of adding new compact models one which was more suited to Qucs developers rather than the wider Qucs user community. The original Qucs compact device modelling process was further complicated in that it was designed primarily to function with software development tools supplied with the Linux operating system rather than more universally available Microsoft Windows® operating system.

III. QUCS STUDIO-ADMS “TURN-KEY” VERILOG-A COMPACT DEVICE MODELLING

One of the primary aims of the QucsStudio Verilog-A compact device modelling system is to provide circuit design engineers with a simple modelling tool that does not require the main body of the circuit simulator C++ code to be patched by hand when adding new device models to the QucsStudio circuit simulator. In contrast to the original Qucs modelling scheme the QucStudio version is based on dynamic linked model libraries rather than static model libraries. This change has had a major effect on software utility, allowing a wider user base access to the supplied modelling tools. The implemented modelling system has been called a “turn-key” system by its developers to emphasize that it takes over responsibility for determining when a compact device model needs to be re-compiled and re-linked. Changes in Verilog-A model code act like a key turning on the compilation and linking of modified code. When changes take place, edited models are automatically updated at the start of the next user requested circuit simulation. Fig. 1 presents a simple flow chart of this process, outlining each of the QucsStudio modelling stages. In this diagram the modelling sequence is shown starting from Verilog-A code entry using a built-in text editor, at the top of the diagram, followed by attachment of a model Verilog-A code file (XXXX.va in Fig. 1) to a QucsStudio “C++ compiled model icon”, through synthesis of the C++ code from the entered Verilog-A code, using the ADMS software, to C++ compilation and dll code linking with the MinGW C++ tools, and finally construction of a model subcircuit, at the bottom of the diagram. At the start of the modelling process equations representing the different physical aspects of device operation are entered into the QucsStudio software as Verilog-A “module” code. A convenient colour highlighted text editor is provided with QucsStudio for this task. Phase two involves the synthesis of the C++ code from the entered Verilog-A code. With the Verilog-A model code visible on the QucsStudio text editor display window, pressing key F2 causes the generation of the compact model C++ code to take place, followed by C++ compilation using the MinGW tools to form a dynamic linked model library entry (XXXX.dll in Fig. 1). The last two stages only take place if the original Verilog-A module code is error free. On successful generation of a “C++ compiled model”, it becomes a stand-alone component which is dynamically linked to the main body of the QucsStudio code. C++ compiled models can also be combined with other QucsStudio components by attaching them to a QucsStudio schematic diagram, to form a subcircuit or macromodel. During the simulation of circuits which include C++ compiled models any changes in their Verilog-A code will automatically trigger the “turn-key” modelling process ensuring that the Verilog-A compact device models are kept up to date at all times.

![Fig. 1. A flow chart outlining the QucsStudio "Turn-key" Verilog-A compact model development system.](image)

To demonstrate the QucsStudio Verilog-A “turn-key” modelling procedure the construction of a simple RF npn BJT compact semiconductor device model is presented next. The model information given in Fig. 2 is based on a large signal Ebers-Moll bipolar transistor equivalent circuit, a simplified...
set of non-linear device equations, including second order high-level current injection effects and internal capacitance, plus a subcircuit schematic showing external lead inductance and capacitance.

The Verilog-A code for the RF npn BJT model is listed in Fig. 3. On attaching this code to the QucsStudio C++ compiled model icon the QucsStudio software tries to extract the device input/output node names and the device parameter names and default values. If successful, QucsStudio draws a group of named terminals attached to the original C++ compiled model icon. These correspond in name and list order to the “inout” terminals given in the Verilog-A module statement. The software also attaches a list of device parameter properties to the C++ compiled model icon associated with the new model.

Fig. 2. A QucsStudio “turn-key” RF npn BJT model outline showing: Ebers-Moll equations and equivalent circuit plus second order high-level current injection effects and internal capacitance equations; C++ compiled model icon with parameters (X1); subcircuit body and symbol plus parameters (Q1).

Fig. 3. Verilog-A code for a simplified RF npn BJT model: the model parameters have the same meaning as those defined in the SPICE 3f5 BJT model [12].
Shown in Fig. 4 is a single stage, class A, RF npn BJT amplifier circuit, with collector feedback, configured for small signal AC simulation over the frequency band 1MHz to 1GHz.

IV. QUCSTUDIO C++ COMPILED MODEL PROGRAMMING INTERFACE

Central to the operation of the QucStudio Verilog-A “turn-key” modelling system is the C++ compiled model component. The structure and function of this new modelling element is given in the template listed in Fig. 5. In general QucStudio built-in component models, and user defined models, are specified by the variables, properties and functions listed in this template. The template includes, amongst other things, the number of external and internal nodes as well as pointers to a parameter list and a schematic symbol specification. It also contains function calls, like (tEvaluate)Matrix in Fig. 5, that determine the physical operation of a component. Many of the catalogued items are optional. The current release of the QucStudio software includes a number of detailed examples showing component model template entries. These are fully documented and provide a wealth of important model building data. The values for the variables listed in the component template are generated by ADMS during synthesis of the model C++ code.

In the case of the RF npn BJT model the translated C++ model code is stored in file BJTF405npn.va.cpp and compiled by the MinGW tools to produce a BJTF405npn dynamically linkable library model. In order to synthesize the C++ code needed for simulation of an analogue model the QucStudio-ADMS-MinGW tools undertake the required operations in terms of a model application programming interface (API), specifically designed for QucStudio C++ component model creation. The currently available API model functions are defined in Fig. 6.

Fig. 5. QucStudio component definition template.

Fig. 6. QucStudio C++ model application programming interface functions: function parameters have their usual meaning as implied by their names.
V. ADDING VERILOG-A NATURES TO QUCSSTUDIO

A high percentage of RF compact device models and circuit macromodels often include a mixture of fundamental linear and non-linear R, L and C components. However, version 2.3.0 of ADMS appears to treat all R and C components as non-linear elements. Also, with this version of ADMS, it is not permitted to express the relation between inductance L, inductance current I and inductance voltage V, between nodes p and n, as

\[ V(p,n) \leftarrow L \cdot ddt(I(p,n)) \]  

One way to overcome the latter restriction is to combine a linear capacitor, or a non-linear capacitor, with a gyrator [13] to form a linear or a non-linear inductance which has an identical value to the capacitor value. In compact models with a significant number of R, L and C components the number of model floating point calculations undertaken during simulation can be reduced by ensuring that the QucsStudio “turn-key” modelling system uses linear R, L and C components, whenever possible. It is also worth noting that Harmonic Balance simulation at RF frequencies has a higher probability of reaching a satisfactory convergence to a correct solution when simulating circuits with compact device models comprising a balanced mixture of linear and nonlinear components. Unfortunately, it appears that ADMS version 2.3.0 does not include a mechanism for selecting linear or non-linear versions of the fundamental electrical components R, L and C. In the QucsStudio software this selection process has been implemented by adding three new linear Verilog-A “natures” to the standard disciplines and natures file, “disciplines.vams”. These linear additions, R, G and C, are defined in Table I.

<table>
<thead>
<tr>
<th>nature Resistance</th>
<th>nature Conductance</th>
<th>nature Capacitance</th>
</tr>
</thead>
<tbody>
<tr>
<td>units = &quot;ohms&quot;;</td>
<td>units = &quot;s&quot;;</td>
<td>units = &quot;F&quot;;</td>
</tr>
<tr>
<td>access = R;</td>
<td>access = G;</td>
<td>access = C;</td>
</tr>
<tr>
<td>endnature</td>
<td>endnature</td>
<td>endnature</td>
</tr>
<tr>
<td>discipline electrical</td>
<td>potential Voltage;</td>
<td>flow Current;</td>
</tr>
<tr>
<td></td>
<td>flow Conductance;</td>
<td>flow Resistance;</td>
</tr>
<tr>
<td></td>
<td>flow Capacitance;</td>
<td>end discipline</td>
</tr>
</tbody>
</table>

A parameter, called \textit{insideQucsStudio}, is also defined by QucsStudio to allow automatic linear or non-linear component selection from within blocks of Verilog-A model code, for example in a simple resistive case:

```verilog
ifdef insideQucsStudio
R(b1) \leftarrow Rvalue; // Linear R
else
I(b1) \leftarrow V(b1)/Rvalue; // Non-linear R
endif;
```

Similarly, the QucsStudio parameter \textit{insideQucsStudio} can be used as a switch to define an inductance. The Verilog-A module code for a linear inductance is listed in Fig. 7.

Fig. 7. QucsStudio linear inductance L: (a) equivalent circuit and mathematical model, (b) Verilog-A code and (c) schematic symbol.

Fig. 8 presents the ILinear.va.cpp file generated by the ADMS software. The content of file ILinear.va.cpp illustrates how QucsStudio combines the predefined component specification template with calls to the QucsStudio C++ model application programming functions. Files of type XXXX.va.cpp are compiled by the MinGW C++ compiler, each time they change, to form a dynamically linked library component (dll) for a new component. QucsStudio also allows XXXX.cpp files to be attached to the C++ compiled model icon which in turn allows model developers, with the required programming skills, to construct optimized run time or minimized memory size device models.
VI. TRANSIENT SIMULATION OF A CLASS A RF npn BJT AMPLIFIER

The circuit diagram drawn in Fig. 9 shows a single stage class A npn BJT RF amplifier with signal outputs taken directly from the BJT base and collector terminals respectively. Fig. 9 also illustrates a typical set of base and collector transient simulation waveforms for a 50mV peak, 10MHz sinusoidal signal applied to the amplifier input. Although the QucsStudio “turn-key” modelling system is primarily designed to be a fast simple to use development tool for constructing equation-defined compact device models it also works along-side an advanced post-simulation data processing and visualization package which incorporates the GNU GPL Octave numerical analysis software [14]. The current version of QucsStudio allows simulation output data to be numerically processed by the Octave package, following completion of a circuit simulation task. For example, the voltage amplitude spectra shown in Fig.10 were computed using the Octave “m” script listed in Fig. 11. This illustrates the use of Octave functions and statements for converting QucsStudio simulation data into the Octave data format, the use of the Octave function fft to perform a fast Fourier transform of output data NB.Vt and NC.Vt and finally how Octave visualization statements can generate the output data plots shown in Fig.10.
VII. HARMONIC BALANCE ANALYSIS
OF AN RF DIODE SWITCH

Conventional SPICE 2g6 [15] and 3f5 [16] circuit simulators have only limited RF simulation functionality, for example, simulators based on SPICE 2g6 or 3f5 do not normally include in their simulation repertoire Harmonic Balance analysis, or indeed other equivalent RF analysis techniques. This section introduces a simple compact semiconductor diode model which is suitable for Harmonic Balance simulation, a 50 \( \Omega \) RF diode switch subcircuit and a basic small signal/large signal AC/Harmonic Balance simulation test circuit for investigating RF switch performance. Listed in Fig. 12 is the Verilog-A code for the simplified compact semiconductor diode model. This model is characterized by a set of non-linear current and capacitance equations that have been modified to give quadratic continuous voltage function extensions to the basic diode current and capacitance characteristics at \( V_d > V_{TH} \). These changes ensure that the first and second order derivatives of current \( I_d \) and charge \( Q_d \), with respect to diode voltage \( V_d \), are continuous during Harmonic Balance simulation, ensuring a higher probability that circuit solution convergence occurs. For simplicity other RF switch properties, like noise and temperature effects, are not modeled in the demonstration example. Fig. 13 shows a subcircuit version of a typical two diode 50 \( \Omega \) RF switch. In Fig. 13 (a) the diodes are represented by QucsStudio C++ compiled components. In Fig.13 (b) the 50 \( \Omega \) RF switch symbol depicts a conventional on-off switch who’s properties are controlled by input signal Control; Control = 0V sets the switch to off and Control = 1V sets the switch to on. The remaining components which make up the switch subcircuit (L1, C1 and R1) are for signal isolation (L1), AC signal coupling (C1) and impedance matching (R1) purposes, respectively. Fig. 14 (a) introduces a very basic test circuit for observing the effect that RF switch performance has on signal transmission. In Fig. 14 (a) the control parameter state determines whether the switch is closed or open: closed when state=1 and open with state=0. The waveforms shown in Fig.14 (b) confirm the basic operation of the RF switch. With State=0 the switch is off and the RF output voltage is approximately zero volts at frequencies up to roughly 100 MHz. However, at higher frequencies the output RF signal rises, indicating that signal feed-through limits the isolation performance of the switch. With State=1 the switch is closed, transmitting RF signals from input to output. Over the frequency range 10 MHz to 10 GHZ the voltage transfer ratio is approximately one, clearly indicating good performance. However, below 10 MHz switch performance is largely determined by capacitive AC signal coupling. Similarly, above 10 GHz signal loss due to capacitive effects lowers the switch voltage transfer ratio below one.
Fig. 12. Verilog-A code for a compact semiconductor diode model with quadratic function extensions for $I_d/V_d$ and depletion capacitance characteristics: to ensure convergence the exponential function quadratization threshold voltage ($V_{TH}$) is set at 18V.

```verilog
// Diode model for Harmonic Balance DiodeHB va.
include "disciplines.vams"
include "constants.vams"
module Diode(Anode, Cathode);
  inout Anode, Cathode; electric Anode, Cathode;
  electrical Ai; // Internal node
  define attrlib (this)
    define GMIN 1e-12
    parameter real N = 1.0 from [i:inf];
    parameter real Is = 1e-14 from [i:30 : inf];
    parameter real Rs = 6.1 from [i:3 : inf];
    parameter real Tnom = 26.85 from [-100 : inf];
    parameter real Temp = 26.85 from [-100 : inf];
    parameter real Vj = 1.0 from [0 : 0 : inf];
    parameter real M = 0.5 from [i:2 : inf];
    parameter real Fc = 0.5 from [i:2 : inf];
    parameter real Cj = 1e-12 from [i:20 : inf];
    parameter real Tt = 1e-10 from [i:20 : inf];
    // branch (Anode, All BAnodeA);
    branch (Ai, Cathode) BAICathode;
    //
    real T1, T2, VTH, D, ID1, ID2, ID3;
    real F1, F2, F3, F4, Qdep1, Qdep2, Id, Qdiff, M1, M2, Fc1; real Vin;
    analog begin
      @ (initial)
      begin
        M1 = 1e1; M2 = 1e1; Fc1 = ln(1 - Fc);
        T1 = Tnom + 273.15; T2 = Tnom + 273.15;
        VTH = T1 - D = T1 - D = P.D.O(1 + M1^2);
        F1 = (V/V1)1/2 - exp(M1*Fc1); F2 = exp(M2*Fc1);
        F3 = Fc - exp(M2*Fc1); F4 = Fc - exp(M1*Fc1 + 0.5*M - 1.0);
      end
      // CurrentContributions
      Vin = V(BAICathode);
      if (Vin > VTH) begin
        Id = Id + d*exp(Del)M*Vin1*VTH + Del*Vin1*VTH + Del*Vin1*VTH/2;
        BAICathode <= Id;
      end
      if (Vin <= -5.0*(Delt)) begin
        Id = Id + exp(Del*M*Vin1*VTH)/2;
        BAICathode <= Id;
      end
      if (Vin <= -5.0*(Delt)) begin
        BAICathode <= Id;
      end
      if (Vin <= Fc*Vj) begin
        Qdep2 = (C0*Vin1*M*exp(M1*ln(Vin1)/Vj));
        BAICathode <= d*Qdep2;
      end
      if (Vin >= Fc*Vj) begin
        Qdep2 = C0*Vin1*M*exp(F3*Vin1*Vj + F4*F2*Vin1*Vj + F4*F2);
        BAICathode <= d*Qdep2;
      end
    end
endmodule
```

Fig. 13. A 50 Ω RF switch subcircuit constructed from a modified SPICE semiconductor diode models suitable for Harmonic Balance simulation: (a) the 50 Ω RF switch subcircuit and (b) the switch schematic capture symbol; when Control = 0 the switch is open and when Control = 1 the switch is closed.

Fig. 14. (a) RF switch large signal AC test circuit; (b) typical output voltage transfer characteristics for a sinusoidal voltage $V_{in}$ of 2V peak: the RF switch is closed when control parameter state=1 and open when state=0.
VIII. CONCLUSIONS

Compact device modelling with Verilog-A has become standard practice among commercial and GNU General Public License circuit simulators, with many packages adopting the ADMS Verilog-A to C++ model synthesizer as the central core in their device modelling strategy. Initial open source implementations of the ADMS model synthesizer often depended on model developers patching simulator C++ code when constructing new models. This approach not only requires developers to have a good understanding of a particular circuit simulator model application interface but is likely to be error prone. The introduction of the QucsStudio “turn-key” approach to compact device modeling provides for the first time, as far as the authors are aware, a freely available, fast, and simple to use, GNU General Public License modelling tool which does not require users to manually patch circuit simulator C++ code.

REFERENCES


