Design of Current-mode Sinusoidal Quadrature Oscillator Using CCCIIs

Winai Jaikla, and Supayotin Na Songkla

Abstract—This paper presents the design of current-mode quadrature oscillator using second generation current controlled current conveyors (CCCIIs) as active element. The oscillator has high output impedance, electronic and independent control on oscillation condition and on oscillation frequency. It consists of 3 CCCIIs, two grounded capacitors and one electronic resistor. The proposed circuit is suitable for integrated circuit (IC) architecture. PSpice simulation result is included to demonstrate the practicality of the oscillator circuit.

Index Terms—Quadrature oscillator, CCCII, Current-mode

I. INTRODUCTION

The quadrature oscillator, which provides 2 sine waves with 90 degree phase difference, are important in electrical and electronic applications, for example in telecommunications for quadrature mixers and single-sideband generators or for measurement purposes in vector generators or selective voltmeters [1]. Recently, current-mode circuits have been receiving considerable attention of due to their potential advantages such as inherently wide bandwidth, higher slew-rate, greater linearity, wider dynamic range, simple circuitry and low power consumption [2]. The literature surveys show that a lot of attention has thus been given to oscillators utilizing the different high-performance active building blocks, such as, four-terminal floating nullors (FTFN) [3-4], current conveyors [5], OTAs [6-7], current follower [8-9], differencing voltage current conveyor (DVCCs) [10], current controlled current differencing buffered amplifiers (CCCDBAs) [11], current controlled current differencing transconductance amplifiers (CCCDTAs) [12-14] and fully-differential second-generation current conveyor (FDCCII) [15], have been reported. Unfortunately, these reported circuits suffer from one or more of following weaknesses:

- Excessive use of the passive elements, especially external resistors [3-4, 5, 10].
- Lack of electronic adjustability [3-4, 5, 8-9, 10].
- Output impedances are not high [5, 8-13, 15].
- Use of a floating capacitor, which is not convenient to further fabricate in IC [10].
- The oscillation condition and oscillation frequency cannot be independently controllable [6, 8-9, 14].

The CCIIs are a reported active component, especially suitable for a class of analog signal processing [15]. The fact that this device can operate in both current and voltage-modes, provides flexibility and enables a variety of circuit designs. In addition, it can offer advantageous features such as high-slew rate, higher speed, wide bandwidth and simple implementation [16-17]. However, the CCIIs can not control the parasitic resistance at X \((R_x)\) port so when it is used in some circuits, it must unavoidably require some external passive components, especially the resistors. This makes it not appropriate for IC implementation due to occupying more chip area, high power dissipation and without electronic controllability. On the other hand, the introduced second-generation current-controlled conveyor (CCCI) [18] has the advantage of electronic adjustability over the CCI. Also, the use of multiple-output current conveyors is found to be useful in the derivation of current-mode circuit with high output impedance using a reduced number of active components [19-20].

The authors in this paper propose a novel current-mode quadrature oscillator using CCCIIs that overcomes all the aforementioned drawbacks. The proposed circuit provides the following advantageous features:

- Availability of quadrature explicit-current-outputs (ECOs) from high-output impedance terminals. The ECOs can also be flown into external loads to give quadrature voltage outputs. ECOs also facilitate cascading with other current-mode circuits without requiring the use of external current-followers.
- The proposed circuit employs only grounded capacitors and which is advantageous from the point of view of integrated circuit implementation as grounded capacitor circuits can compensate for the stray capacitances at their nodes.
- The circuit is governed by independent oscillation conditions and oscillation frequencies tuning laws. The tuning laws are completely decoupled and none of the term appearing in the oscillation conditions is present in the oscillation frequencies and vice versa. This enables non-interactive dual control for both the oscillation conditions and the oscillation frequencies. Thus, the circuit can be used as electronically-controlled variable frequency oscillator.
II. THEORY AND PRINCIPLE

A. Basic Concept of CCCII

Since the proposed circuit is based on the CCCII, a brief review of CCCII is given in this section. The characteristics of the ideal CCCII are represented by the following hybrid matrix:

\[
\begin{bmatrix}
I_x \\
V_x \\
I_z
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 \\
1 & R_x & 0 \\
0 & \pm 1 & 0
\end{bmatrix}
\begin{bmatrix}
V_y \\
I_y \\
V_z
\end{bmatrix},
\]

(1)

If the CCCII is realized using CMOS technology, \( R_x \) can be respectively written as

\[
R_x = \frac{1}{I_B k}; \quad k = 8\mu_C \frac{W}{L} \left( \frac{W}{L} \right)_{\text{min}} = 8\mu_C \left( \frac{W}{L} \right)_{\text{min}}.
\]

(2)

Here \( k \) is the physical transconductance parameter of the MOS transistor. \( I_B \) is the bias current used to control the intrinsic resistance at \( x \) port. In general, CCCII can contain an arbitrary number of \( z \) terminals; provide both directions of currents \( I_z \).

As an example, the symbol and the equivalent circuit of the CCCII with a pair of \( z^+ \) and \( z^- \) terminals are illustrated in Fig. 1(a) and (b), respectively. The internal construction of CMOS CCCII is shown in Fig. 2.

![Fig. 1. CCCII (a) Symbol (b) Equivalent circuit](image)

B. Proposed Current-Mode Quadrature Oscillator

The proposed current-mode oscillator circuit is shown in Fig. 3. It is seen that proposed circuit consists of 3 CCCII, 2 grounded capacitors and 1 electronic resistor (\( R_k \)) which is easy to fabricate in monolithic chip. The transresistance of the electronic resistor circuit can be expressed as [21]

\[
R_x = \frac{V_{in}}{I_{in}} = \frac{L}{2\mu C W (V_{dd} - V_T)},
\]

(3)

where \( V_T \) denotes the threshold voltage.

Using routine circuit analysis, the characteristic equation can be found as

\[
s^2C_1C_2R_1R_2 + sC_2R_3 \left( 1 - \frac{R_k}{R_3} \right) + 1 = 0.
\]

(4)

From Eq. (4), it can be seen that the proposed circuit can produce oscillations if the oscillation condition is fulfilled:

\[
R_k \leq R_3.
\]

(5)

If the above oscillation condition is satisfied the circuit produces oscillations with frequency of

\[
\omega_{oc} = \frac{1}{\sqrt{R_1R_2C_1C_2}}.
\]

(6)

From Eqs. (5) and (6), if the parasitic resistance is controlled by input bias current as shown in Eq. (2), it can be seen that the oscillation condition can be adjusted independently from the oscillation frequency by varying \( I_{B3} \) and \( R_k \) while the oscillation frequency can be adjusted by \( I_{B1} \) and \( I_{B2} \). Thus both condition of oscillation and frequency of oscillation have dual control for tuning. From circuit in Fig. 3, the relationship between the explicit-current-outputs can be found as

![Fig. 2. Schematic of the CMOS CCCII](image)

![Fig. 3. Proposed current-mode quadrature oscillator](image)
\[
\frac{I_{o2}(s)}{I_{o1}(s)} = \frac{1}{sR_{gg}C_2}.
\]

For sinusoidal steady state, Eq. (7) becomes
\[
\frac{I_{o2}(j\omega_{osc})}{I_{o1}(j\omega_{osc})} = \frac{1}{\omega_{osc} R_{gg}C_2} e^{-j\omega_{osc}}.
\]

It is evident from (8) that all the explicit-current-outputs are shifted by 90° from each other and thus the oscillator can be used as quadrature oscillator.

III. ANALYSIS OF NON-IDEAL CASE

For a complete analysis of the proposed oscillator, it is necessary to take into account the following non-idealities of CCCII:

A. Voltage and Current Tracking Errors

In this non-ideal case, the CCCII can be characterized by
\[
\begin{bmatrix}
    i_x \\
    V_x \\
    i_z \\
    V_z
\end{bmatrix} = \begin{bmatrix}
    0 & 0 & 0 & 0 \\
    0 & \beta & R_x & 0 \\
    0 & 0 & \alpha & 0 \\
    0 & 0 & 0 & 0
\end{bmatrix} \begin{bmatrix}
    V_x \\
    i_k \\
    V_z
\end{bmatrix},
\]

where \(\alpha\) denotes the current tracking error and \(\beta\) denotes the voltage tracking error of a CCCII. Taking into account tracking errors, the characteristic equation becomes
\[
s^2C_1C_2R_{gg}R_{z2} + sC_2R_{z2}\left(1 - \beta\alpha\alpha_3\frac{R_{z2}}{R_{z3}}\right) + \beta_2\alpha_3\alpha_2 = 0. \tag{10}
\]

From (10), the oscillation condition and oscillation frequency become
\[
1 = \beta_3\alpha_3\alpha_3\frac{R_{z2}}{R_{z3}}, \tag{11}
\]
\[
\omega_{osc} = \sqrt{\frac{\beta_2\alpha_2\alpha_2}{C_1C_2R_{z1}R_{z2}}}. \tag{12}
\]

It is found (11) and (12) that parameters \(\alpha\) and \(\beta\) will affect both oscillation condition and oscillation frequency. To alleviate effects of these errors, the CCCII should be carefully designed to minimize these errors for example using high performance current mirror.

B. Parasitic Resistances and Capacitances

The parasitic resistances and capacitances appear between the high-impedance \(y\) (\(R_y\) and \(C_y\)) and \(z\) (\(R_z\) and \(C_z\)) terminals of the CCCII and ground. If \(R_{y1}, R_{z1} >> R_{y2}\), the characteristic equation becomes
\[
s^2(C_1 + C_{z2} + C_{y2})(C_2 + C_{z1} + C_{y1})R_{y1}R_{y2}R_{z1} + s^2(C_1 + C_{z1} + C_{y1})(C_1 + C_{z2} + C_{y2})G_1R_{y1}R_{z1}R_{z2} +
\]
\[
s^2(C_2 + C_{z1} + C_{y1})R_{z2} + s(C_1 + C_{z1} + C_{y1})G_1R_{y1}R_{z1} +
\]
\[
s(C_2 + C_{z2} + C_{y2})R_{y2}R_{z1} + s(C_1 + C_{z2} + C_{y2})R_{z2} + G_4R_{y3}
\]

\((13)\) is format of third order oscillation. In this case, the oscillation condition and oscillation frequency become
\[
\left[(C_2 + C_{z2} + C_{y2})(C_1 + C_{z1} + C_{y1})\left(G_1R_{y1}R_{z1}R_{z2}\right) +
\right]R_{y1}R_{z1} = 0. \tag{14}
\]

\[
\omega_{osc} = \sqrt{\frac{G_4R_{y3}}{\left[(C_2 + C_{z2} + C_{y2})(C_1 + C_{z1} + C_{y1})\left(G_1R_{y1}R_{z1}R_{z2}\right) +
\right]R_{y1}R_{z1}}}. \tag{15}
\]

It is found (14) and (15) that the parasitic capacitance \(C_{z2} + C_{z1}\) and \(C_{z1} + C_{y2}\) are absorbed into the external capacitance \(C_1\) and \(C_2\), respectively as they appear in shunt with them [22]. To alleviate the effects of the parasitic capacitances the operating frequency \(\omega_{osc}\) should be chosen such that:
\[
\omega_{osc} > \max \left[\frac{1}{\left[(C_1 + C_{z1} + C_{y1})\left(G_1R_{y1}R_{z1}R_{z2}\right) + (C_1 + C_{z1} + C_{y1})\right]R_{y1}R_{z1}}\right]. \tag{16}
\]

IV. RESULTS OF COMPUTER SIMULATION

The working of the proposed circuit has been verified using PSpice simulation program. The PMOS and NMOS transistors have been simulated by respectively using the parameters of a 0.25μm TSMC CMOS technology [23]. The aspect ratios of PMOS and NMOS transistors are listed in Table 1. Fig. 2 depicts schematic description of the CCCII used in the simulations. The circuit was biased with ±1.25V supply voltages, \(C=200pF\), \(I_{B1}=I_{B2}=100μA\) and \(I_{B3}=60μA\). Fig. 4 show simulated quadrature output waveforms, \(I_{O1}\) and \(I_{O2}\) at 1.25MHz.

\[\text{TABLE I} \]  

<table>
<thead>
<tr>
<th>Transistor</th>
<th>W (μm)</th>
<th>L (μm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1-M9</td>
<td>5</td>
<td>0.5</td>
</tr>
<tr>
<td>M10-M11</td>
<td>16</td>
<td>0.25</td>
</tr>
<tr>
<td>M12-M13</td>
<td>8</td>
<td>0.25</td>
</tr>
<tr>
<td>M14-M21</td>
<td>15</td>
<td>0.5</td>
</tr>
<tr>
<td>MR1-MR2</td>
<td>3.8</td>
<td>0.5</td>
</tr>
</tbody>
</table>
Fig. 5 shows the simulated output spectrum, where the total harmonic distortion (THD) is about 1.243%. The quadrature relationships between the generated waveforms have been verified using Lissagous figure and shown in Fig. 6. The quadrature phase error is less than 3%. The electronic tuning of the oscillation frequency with the bias current \( I_B \) (\( I_B^1=I_B^2=I_B^4 \)) for different capacitor values (\( C_1=C_2=C \)) is shown in Fig. 7.

**V. CONCLUSIONS**

An electronically tunable current-mode quadrature oscillator based on CCCIs has been presented. The features of the proposed circuit are that: oscillation frequency and oscillation condition can be electronically/independently tuned; the proposed oscillator consists of merely 3 CCCIs, 1 electronic resistor and 2 grounded capacitors, non-interactive dual-current control of both the condition of oscillation and frequency of oscillation and availability of four quadrature explicit-current-outputs from high-output impedance terminals. PSpice simulation results agree well with the theoretical anticipation.

**ACKNOWLEDGMENT**

The authors would like to thank Assoc. Prof. Dr. Montree Siripruchyanun, Department of Teacher Training in Electrical Engineering, Faculty of Technical Education, King Mongkut’s University of Technology North Bangkok and Mr. Abhirup Lahiri, Division of Electronics and Communications, Netaji Subhas Institute of Technology for their support and guidance.

**REFERENCES**


Winai Jaikla was born in Buriram, Thailand in 1979. He received the B.Tech. Ed. Degree in telecommunication engineering from King Mongkut’ Institute of Technology Ladkrabang, Thailand in 2002, M. Tech. Ed. in electrical technology and Ph.D. in electrical education from King Mongkut’ Institute of Technology North Bangkok (KMUTNB) in 2004 and 2010, respectively. He has been with department of electronic technology, Faculty of Industrial Technology, Suan Sunandha Rajabhat University, Bangkok, Thailand since 2004. His research interests include electronic communications, analog signal processing and analog integrated circuit.